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It is well recognized that to separate $\mathrm{N}\mathrm{C}^{k}$ from
$\mathrm{N}\mathrm{C}^{k+1}$ is very difficult. It is even unknown whether all
sets in $\mathrm{P}$ are recognized by logspace-uniform circuits
of linear size and logarithmic depth. This might be
the reason why we usually think, unlike the sequential
case, it is hopeless to try to prove hierarchies for par-
allel complexities. However, it should be noted that
this perception is only reasonable for just one model,
logspace-uniform circuits. In this paper, it is shown
that (i) there exist a constant $d$ and a language $L$
such that $L$ is recognizable in time $dT(n)$ by some
PRIORITY CRCW PRAM but is not recognizable in
time $T(n)$ by any PRIORITY CRCW PRAM if the
number of processors is fixed and (ii) there exist con-
stants $c,$ $d$ and a language $L$ such that $L$ is recogniz-
able by some family of DLOGTIME-uniform circuits
of size $(Z(n))^{\mathrm{c}}$ and depth $dT(n)$ but is not recogniz-
able by any family of DLOGTIME-uniform circuits
of size $Z(n)$ and depth $T(n)$ if $T(n)$ is not bounded
by $O(\log n)$ . The above result (i) improves the hierar-
chy of PRAM-based parallel complexity classes shown
by Kirchherr [19], and as for (ii), little surprisingly no
such hierarchies based on circuits have been presented.
Kirchherr [19] showed that there exists alanguage $L$
which is not recognizable in time $\log^{i}n$ by any PRI-
ORITY CRCW PRAM with $n^{j}$ processors but is rec-
ognizable in time $\log^{i+8}n$ by a PRIORITY CRCW
PRAM with $n^{96j+10}4$ processors. This hierarchy is ob-
tained by transforming it into the hierarchy of time-
and reversal-bounded deterministic $\mathrm{T}\mathrm{M}\mathrm{s}$ . This trans-
formation might be the reason why his hierarchy is
much less tight than our present one. In this paper, we
apply the diagonahzation method directly to PRAMs,
by which we can show that a constant increase of par-
allel time (and no increase of processors) yields a new
PRAM-based parallel complexity class. In the sequen-
tial case, a tight time-hierarchy theorem is known for
RAMs [12].
More precisely, our second result shows: There exist
constants $c$ and $d$ such that if $T_{2}(n)>dT_{1}(n)$ and
$Z_{2}(n)>(Z_{1}(n))^{c}$ for all $n$ greater than some $n_{0}$ , then
DLT-U$(T1(n), Z1(n))2\mathrm{D}\mathrm{L}\mathrm{T}- \mathrm{U}(\tau_{2}(n), Z_{2}(n))$ , where
$\mathrm{D}\mathrm{L}\mathrm{T}- \mathrm{U}(T(n), Z(n))$ is the class of sets recognizable
by DLOGTIME-uniform circuits of depth $T(n)$ and
size $Z(n)$ . This immediately implies hierarchies for
big-O complexities, like
DLT-U$(O(\log n), o(n)2)$
$\subsetneq$ DLT-U$(o(\log n\log\log n), o(n^{2C}))$
$\subsetneq$ DLT-U$(O(\log n)2, O(n)2c)2$ $\subsetneq\cdots\subsetneq P$ .
Recall that in the case of logspace-uniform circuits,
even whether LS-U$(O(\log n), o(n))\subsetneq P$ is not known,
where $\mathrm{L}\mathrm{S}-\mathrm{U}(\tau(n), z(n))$ is the class of sets recogniz-
able by logspace-uniform circuits of depth $T(n)$ and
size $Z(n)$ .
At the same time, however, it is also a fact that
DLOGTIME-uniform circuits do not seem to dif-
fer that much from logspace-uniform circuits, since
if $k\geq$ $2$ then $\mathrm{N}\mathrm{C}^{k}$ coincides for both uniformi-
ties [21]. One might think that a proper hierarchy un-
der DLOGTIME-uniformity could imply a proper hi-
erarchy under logspace uniformity, since (i) logspace-
uniform circuits can be translated to DLOGTIME-
uniform circuits with constant and polynomial loss in
depth and size [21], (ii) constant and polynomial in-
crease of depth and size strictly enlarges the complex-
ity class of DLOGTIME-uniform circuits (our new re-
sult in this paper), and (iii) all DLOGTIME-uniform
circuits are obviously logspace-uniform.
Nevertheless, (fairly standard) diagonalization
works for DLOGTIME-uniform circuits but does not
seem so for logspace-uniform ones. The main contri-
bution of this paper is to call attention to this distinc-
tion between the two uniformities. (The answer to
the above skepticism that our hierarchy might imply
logspace-uniform hierarchy will be given in Section 3.)
Since we consider fan-in 2 circuits in this paper,
our hierarchy theorem does not hold for depth less
than $\log n$ . In the class $\mathrm{N}\mathrm{C}^{1}$ , several separation re-
sults have been known. For example, there is a non-
collapsing hierarchy in $\mathrm{A}\mathrm{C}^{0}$ , which is the class of prob-
lems solvable by constant depth, polynomial-size, un-
bounded fan-in circuits. It is known [22] that there
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are problems in $\mathrm{A}\mathrm{C}_{k}^{0}-\mathrm{A}\mathrm{C}_{k1}^{0}-$ for each $k>0$ , where
$\mathrm{A}\mathrm{C}_{k}^{0}$ is the class of problems solvable by DLOGTIME-
uniform} depth-k, polynomial-size, unbounded fan-
in circuits. Also, it is known $[2, 13]$ that the ex-
clusive OR function is not in $\mathrm{A}\mathrm{C}^{0}$ , which implies
that $\mathrm{A}\mathrm{C}^{0}\subsetneq \mathrm{N}\mathrm{C}^{1}$ . On the other hand, it is open
whether ACC $\subsetneq?\mathrm{N}\mathrm{C}^{1}$ [4], where ACC is the class
of problems solvable by constant depth, polynomial-
size, unbounded fan-in Boolean circuits in which any
“MOD$(k)- \mathrm{g}\mathrm{a}\mathrm{t}\mathrm{e},’)k>1$ , may be used. ([3] conjectured
that ACC $\neq \mathrm{N}\mathrm{C}^{1}.$ ) One of the results inside $\mathrm{N}\mathrm{C}^{1}$ is
that there are problems complete for DLOGTIME-
uniform $\mathrm{N}\mathrm{C}^{1}$ under DLOGTIME reductions $[5, 9]$ .
(More information on the class $\mathrm{N}\mathrm{C}^{1}$ may be found
in $[6, 7]$ .)
On the other hand, almost no results have been
known about the $\mathrm{N}\mathrm{C}^{k}$ hierarchy. It is open whether
there exists an integer $k$ such that $\mathrm{N}\mathrm{C}^{k}=\mathrm{N}\mathrm{C}^{k+1}[17]$ .
No one has succeeded in proving $\mathrm{N}\mathrm{C}^{1}\neq \mathrm{P}$ (or even
ACC $\neq \mathrm{N}\mathrm{P}$). Also, the $\mathrm{N}\mathrm{C}^{k}$ hierarchy collapses if NC
has complete problems under either $\log$-space or $\mathrm{N}\mathrm{C}^{1}$
reductions (see [10] for the $\mathrm{N}\mathrm{C}^{1}$-reducibility). One ap-
proach to studying parallel complexity classes is char-
acterizing circuits by $\mathrm{T}\mathrm{M}\mathrm{s}$ . Ruzzo [21] showed that
$\mathrm{N}\mathrm{C}^{k}=\mathrm{A}\mathrm{S}\mathrm{P}\mathrm{A}\mathrm{C}\mathrm{E},\mathrm{T}\mathrm{I}\mathrm{M}\mathrm{E}(\log n, \log n)k$ for $k\geq 2$ . If the
circuits are $U_{\mathrm{B}}$-uniform [21] ( $U_{\mathrm{B}}$ -uniform circuits of
depth $T(n)$ are constructed by $T(n)$-space DTMs), it
DTIME$(T\log^{\mathrm{s}}n)$ [20] and NSPACE$(s)$
is known that DTIME$(T)\subseteq$ uniform size
$(T\log T)\subseteq\subseteq$
uniform depth $(S^{2})\subseteq \mathrm{D}\mathrm{S}\mathrm{P}\mathrm{A}\mathrm{c}\mathrm{E}(s^{2})[8]$ . Also it seems
quite sure that the parallel complexity of some prob-
lems gradually increases with the value of parame-
ters. Those problems include $k$-connectivity [18], $\alpha-$
connectivity $[14, 15]$ , and some artificial language hav-
ing unlimitedly lower parallel time-complexities [16].
DLOGTIME-uniformity has slightly different def-
initions in the literature. Our present definition is
the one using the extended connection language. The
same results hold for another definition using the di-
rect connection language if $T(n)=\Omega$ ( $\log n$ log log $n$ ).
Also, similar hierarchy holds for unbounded fan-in cir-
cuits. Note that our result needs to specify an explicit
size of circuits; it does not say anything about whether
$\mathrm{N}\mathrm{C}^{k}\subsetneq \mathrm{N}\mathrm{C}^{k+1}$ , or even whether $\mathrm{N}\mathrm{C}^{1}\subsetneq P$ , under
DLOGTIME-uniformity, which is still open.
2 Definitions and Results
All Turing Machines $(\mathrm{T}\mathrm{M}\mathrm{s})$ in this paper are deter-
ministic $k$-tape TMs with only $0$ and 1 as their tape
symbols.
Our PRAM is essentially the same model as de-
fined in [23]. A PRAM has a common memory,
$M[0],$ $M[1],$ $M[2])\ldots$ , and a sequence of processors
(RAMs) operating synchronously in parallel. (See [1]
for RAM.) Each processor of the PRAM has its own
local memory, $R[0],$ $R[1],$ $R[2],$ $\ldots$ , and has instructions
for addition, subtraction, logical OR, AND, condi-
tional branches based on predicates $=$ and $<$ , and
reading and writing into its local memory. The pro-
cessors can access to the common memory, and each
processor has instructions for reading from and writ-
ing into the common memory using its local mem-
ory to specify the common memory address. If more
than one processor attempts to write the same loca-
tion in common memory at the same time, the lowest
numbered processor succeeds. All processors have the
same program. The input string of length $n$ is given
in $M[0],$ $M[1],$ $\ldots$ , $M[n-1]$ . The computation halts
when all processors have halted. The PRAM operates
in time $T(n)$ if it halts within $T(n)$ steps on any in-
put of length $n$ . When the PRAM accepts (rejects)
the input string, symbol 1 (0) appears in $M[0]$ af-
ter $T(n)$ steps. The complexity of PRAM program is
measured according to the uniform cost criterion.
The definitions of circuits are mostly from [21]. A
combinatorial circuit is a directed acyclic graph, where
each node (gate) has indegree $d\leq 2$ , and labeled by
some Boolean function of $d$ variables, or has indegree $0$
and is labeled by “$x$”(an input). Nodes with out-
degree $0$ are outputs. In this paper, we consider a
family $C=$ $(\alpha_{1}, \alpha_{2}, \ldots , \alpha_{n}, \ldots)$ of circuits, where $\alpha_{n}$
has $n$ inputs and one output. We denote the size and
depth of $\alpha_{n}$ by $Z(n)$ and $T(n)$ , respectively.
Let $g(p)$ denote the gate reached by following the
path $p$ of inputs to $g$ . For example, $g(\epsilon)$ is $g,$ $g(L)$
is $g’ \mathrm{s}$ left input, $g(LR)$ is $g’ \mathrm{s}$ left input’s right input,
and so on. The standard $enc\mathit{0}ding\overline{\alpha}_{n}$ is a string of 4-
tuples $\langle n, g,p, y\rangle$ , where $g\in\{0,1\}^{*},$ $p\in\{\epsilon, \mathrm{L}, \mathrm{R}\}$ , and
$y\in\{x, \wedge, \vee, \neg\}\cup\{0,1\}^{*}$ such that in $\alpha_{n}$ either (i) $p=$
$\epsilon$ and gate $g$ is a $y$-gate, $y\in\{x, \wedge, \vee, \neg\}$ , or (ii) $p\neq\epsilon$
and gate $g(p)$ is numbered $y,$ $y\in\{0,1\}^{*}$ . The direct
connection language $L_{\mathrm{D}\mathrm{C}}$ of the family $C$ is the set of
strings of the form $\langle$ $n,$ $g,$ $p,$ $y)$ . The family of circuits,
$C=$ $(\alpha_{1}, \alpha_{2}, \ldots , \alpha_{n}, \ldots)$ , of size $Z(n)$ and depth $T(n)$
is said to be logspace-uniform if the mapping $narrow\overline{\alpha}_{n}$
is computable by a DTM in space $\log Z(n)$ .
The definition of the extended encoding $\hat{\alpha}_{n}$ is the
same as $\overline{\alpha}_{n}$ , except $p\in\{\mathrm{L}, \mathrm{R}\}^{*}$ and $|p|\leq\log Z(n)$ .
The extended connection language $L_{\mathrm{E}\mathrm{C}}$ of the fam-
ily $C$ is the set of strings of the form $\langle n, g,p, y\rangle$ .
The family of circuits, $C=$ $(\alpha_{1}, \alpha_{2}, \ldots , \alpha_{n}, \ldots)$ , of
size $Z(n)$ and depth $T(n)$ is said to be DLOGTIME-
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uniform if there is a DTM recognizing $L_{\mathrm{E}\mathrm{C}}$ which
takes time $O(\log Z(n))$ . This definition is the same
as $U_{\mathrm{E}}$-uniform in [21].
Remark. Another definition of DLOGTIME-
uniformity uses the direct connection language $L_{\mathrm{D}\mathrm{C}}$ ,
i.e., the circuit family $C$ of size $Z(n)$ and depth $T(n)$
is said to be DLOGTIME-uniform if there is a DTM
recognizing $L_{\mathrm{D}\mathrm{C}}$ which takes time $O(\log z(n))$ . The-
orem 2 also holds for this definition of DLOGTIME-
uniformity if $T(n)=\Omega$ ($\log n$ log log $n$).
Now we are ready to show our main results. (The
proof of Theorem 1 is omitted. The proof of Theo-
rem 2 is given in Section 3.)
Theorem 1. Suppose $T_{1}(n)$ is a function which
is not constant and is computable by a $T_{1}(n)$ -time
PRAM with $P(n)$ processors. Then, there exist a lan-
guage $L$ , a constant $d$, and an integer $n_{0}$ such that
(i) $T_{2}(n)>dT_{1}(n)$ for all $n\geq n_{0}$ and (ii) $L$ is recog-
nizable by a $T_{2}(n)$ -time PRAM with $P(n)$ processors
but is not recognizable by any $T_{1}(n)$ -time PRAM with
$P(n)$ processors.
Let PRAM$(T(n), P(n))$ be the class of sets recog-
nizable by PRAMs with $P(n)$ processors in time $T(n)$ .
If $T_{2}(n)=dT_{1}(n)$ , then $T_{2}(n)>T_{1}(n)$ for all inte-
gers $n>0$ . Hence:
Corollary 1. For a similar $T_{1}(n)$ as above, there
exists a constant $d$ such that PRAM$(T_{1}(n), P(n))\subsetneq$
$PRAM(d\tau 1(n), P(n))$ .
Theorem 2. Suppose that $T_{1}(n)$ is a polylogarith-
mic function not bounded by $O(\log n)$ and $Z_{1}(n)$ is
a polynomial function such that $\log Z_{1}(n)$ and $T_{1}(n)$
are computable by $O(\log n)$ -time DTMs if input $n$ is
given in binary. Then; there exist a language $L_{f}$ con-
stants $c,$ $d$ , and an integer $n_{0}$ such that (i) $T_{2}(n)>$
$dT_{1}(n)$ and $Z_{2}(n)>(Z_{1}(n))^{c}$ for all $n\geq n_{0}$ and (ii) $L$
is recognizable by a family of DLOGTIME-uniform
circuits of size $Z_{2}(n)$ and depth $T_{2}(n)$ but is not recog-
nizable by any family ofDLOGTIME-uniform circuits
of size $Z_{1}(n)$ and depth $T_{1}(n)$ .
The functions $T_{1}(n)$ , computable by $O(\log n)$-time
DTMs, includes many specific functions, such as
$\log n\log^{*}n,$ $\log n\log\log n$ , and $\log^{k}n$ .
Corollary 2. For similar $T_{1}(n)$ , $Z_{1}(n)$ , and
constants $c,$ $d$ as above, (i) DLT- $U(T1(n), Z_{1}(n))\subsetneq$
$DLT- U(d\tau_{1}(n), (Z_{1}(n))^{c})$ . (ii) If
$\lim_{narrow\infty}T_{1}(n)/T_{2}(n)=\lim_{narrow\infty}(z_{1}(n))^{\mathrm{c}}/Z_{2}(n)=0$
then DLT- $U(T1(n), Z1(n))\subsetneq DLT-$ $U(T2(n), Z2(n))$ .
3 Proof of Theorem 2
Let $\beta_{n}$ be circuits of size $Z_{1}(n)$ and depth $T_{1}(n)$ ,
and $\alpha_{n}$ be circuits of size $Z_{2}(n)$ and depth $T_{2}(n)$ . In
order to prove that the class of languages recognizable
by $\beta_{n}$ is properly contained in the class of languages
recognizable by $\alpha_{n}$ by the diagonalization method, we
will show that (i) $\alpha_{n}$ can generate the extended encod-
ing $\hat{\beta}_{n}$ of any $\beta_{n}$ and (ii) $\alpha_{n}$ can simulate $\beta_{n}$ . Under
the DLOGTIME-uniformity, the extended connection
language is recognized by an $O(\log n)$-time DTM. By
simulating this DTM, $\alpha_{n}$ generates the extended en-
coding $\hat{\beta}_{n}$ of any $\beta_{n}$ . For (ii), we can use the universal
circuit $U$ of Cook and Hoover [11], which can simulate
any circuit $\beta_{n}$ if the extended encoding $\hat{\beta}_{n}$ is given
to $U$ as its input.
The depth $T_{1}(n)$ of $\alpha_{n}$ may be any well-behaving
function not bounded by $O(\log n)$ . The reason why
the theorem does not hold for $T_{1}(n)=O(\log n)$ is
that $\alpha_{\mathrm{n}}$ must be able to simulate any $O(\log n)$-time
DTM which has as many states, tapes and symbols as
possible. (This is similar to the space-hierarchy theo-
rem of DTM, i.e., the languages recognizable by $S_{1}(n)-$
space DTMs is properly contained in those by $S_{2}(n)-$
space DTMs for any well behaving function $S_{2}(n)$
not bounded by $O(S_{1}(n))$ , but the theorem does not
hold for $S_{2}(n)=O(S_{1}(n)).)$ It is also shown in [11]
that the extended encoding can be obtained from
the standard encoding by the conversion circuit of
depth $O(\log n\log\log n)$ . Therefore, Theorem 2 also
holds for DLOGTIME-uniformity with the direct con-
nection language if $T(n)=\Omega$ ($\log n$ log log $n$).
This might be a good point to give an answer to
the skepticism in Section 1. To be exact, [21] says
that any single language recognizable by a family of
logspace uniform circuits of size $Z(n)$ and depth $T(n)$
is recognizable by a family of DLOGTIME-uniform
circuits of size $(Z(n))^{c_{1}}$ and depth $d_{1}T(n)$ for some
constants $c_{1},$ $d_{1}$ . One should notice that this does
not say that the class of languages recognizable by
families of logspace uniform circuits of size $Z(n)$ and
depth $T(n)$ is contained in the class of languages
recognizable by families of DLOGTIME-uniform cir-
cuits of size $(Z(n))^{c_{2}}$ and depth $d_{2}T(n)$ for some con-
stants $c_{2},$ $d_{2}$ .
Also, it should be mentioned that if we use
Theorem 1, it is straightforward to show that
DLT-U$(T(n), Z(n))$ $\subsetneq$ DLT-U$(T(n)\log n, (Z(n))^{c})$
using the circuit simulation of PRAMs [23]. Removing
this $\log n$ gap needs direct diagonalization or efficient
simulation of TMs by DLOGTIME-uniform circuits,
which includes several subtle details as described in
28
the rest of the paper.
Recall that what we have to do is to con-
struct a family of DLOGTIME-uniform circuits $\alpha_{n}$ of
size $Z_{2}(n)$ and depth $T_{2}(n)$ such that the language $L$
recognized by $\alpha_{n}$ is not recognizable by any fam-
ily of DLOGTIME-uniform circuits of size $Z_{1}(n)$ and
depth $T_{1}(n)$ .
The overview of the circuit $\alpha_{n}$ is as follows. The
circuit $\alpha_{n}$ is composed of three subcircuits, $\alpha_{n}^{\mathrm{t}\mathrm{m}},$ $\alpha_{n^{\mathrm{O}}}^{\mathrm{c}}\mathrm{d}\mathrm{e}$
and $\alpha_{n}^{\mathrm{s}\mathrm{i}\mathrm{m}}$ . The output of $\alpha_{n}^{\mathrm{t}\mathrm{m}}$ is 1 if and only if there
exists a $\mathrm{T}\mathrm{M}$ , say, $T_{b}$ , such that the input string $b$ is
an encoding of $T_{b}$ . Let $L_{\mathrm{E}\mathrm{C}}$ be the extended con-
nection language accepted by $T_{b}$ , and let $\hat{\beta}_{n}$ be the
extended encoding of circuits $\beta_{n}$ defined by $L_{\mathrm{E}\mathrm{C}}$ . Cir-
cuit $\alpha_{n}^{\mathrm{c}\mathrm{o}\mathrm{d}\mathrm{e}}$ generates the extended encoding $\hat{\beta}_{n}$ of $\beta_{n}$ by
simulating $T_{b}$ . ( $\beta_{n}$ may have more than $Z_{1}(n)$ gates,
so we consider the first $Z_{1}(n)$ gates. If the input
string $b$ is ill-formed or if $T_{b}$ does not halt within
$O(\log n)$ time, then the outputs of $\alpha_{n}^{\mathrm{c}\mathrm{o}\mathrm{d}\mathrm{e}}$ are all $0.$ )
Strictly speaking, $\alpha_{n}^{\mathrm{c}\mathrm{o}\mathrm{d}\mathrm{e}}$ does not generate the ex-
tended encoding $\hat{\beta}_{n}$ ; instead, $\alpha_{n}^{\mathrm{c}\mathrm{o}\mathrm{d}\mathrm{e}}$ checks whether
each string of the form $(n, g, p, y)$ is in $L_{\mathrm{E}\mathrm{C}}$ . Since
the number of different strings of the form $\langle n,$ $g,p,$ $y)$
is roughly $(Z(n))^{3},$ $\alpha_{n}^{\mathrm{c}\mathrm{o}\mathrm{d}\mathrm{e}}$ outputs a string over $\{0,1\}$
of length about $(Z(n))^{3}$ , where 1 (0) represents a
string $\langle n, g,p, y\rangle$ is (is not) in $L_{\mathrm{E}\mathrm{C}}$ . Therefore, $\alpha_{n}^{\mathrm{C}\mathrm{o}\mathrm{d}\mathrm{e}}$
contains about $(Z(n))^{3}$ copies of the TM simulators.
Circuit $\alpha_{n}^{\mathrm{s}\mathrm{i}\mathrm{m}}$ outputs 1 if the circuit $\beta_{n}$ has depth
at most $T_{1}(n)$ and outputs 1. The output of $\alpha_{n}$
is 1 if and only if the outputs of $\alpha_{n}^{\mathrm{t}\mathrm{m}}$ and $\alpha_{n}^{\mathrm{s}\mathrm{i}\mathrm{m}}$ are 1
and $0$ , respectively. Finally, we will show that the
language accepted by $\alpha_{n}$ cannot be accepted by any
family of DLOGTIME-uniform circuits of size $Z_{1}(n)$
and depth $T_{1}(n)$ (see Lemma 1).
It is known [11] that there exists a DLOGTIME-
uniform universal circuit $U$ of depth $O(T_{1}(n))$ and
size $O((Z_{1}(n))^{\mathrm{s}}T_{1}(n)/\log Z_{1}(n))$ such that if the ex-
tended encoding of $\hat{\beta}_{n}$ of any circuit $\beta_{n}$ of size $Z_{1}(n)$
and depth $T_{1}(n)$ is given as input, then the circuit $U$
simulates $\beta_{n}$ . Although the encoding inputs to $U$ is
slightly different from $\alpha_{n}^{\mathrm{s}\mathrm{i}\mathrm{m}}$ , the construction of $\alpha_{n}^{\mathrm{s}\mathrm{i}\mathrm{m}}$
is very similar to $U$ and therefore we omit $\alpha_{n}^{\mathrm{s}\mathrm{i}\mathrm{m}}$ . We
shall start with circuit $\alpha_{n}^{\mathrm{t}\mathrm{m}}$ .
Circuits $\alpha_{n}^{\mathrm{t}\mathrm{m}}$ : The output of $\alpha_{n}^{\mathrm{t}\mathrm{m}}$ is 1 if and only if
there exists a TM $T_{b}$ such that the input string $b$ is an
encoding of $T_{b}$ . First, we must fix the encoding rule
for $\mathrm{T}\mathrm{M}\mathrm{s}$ . Suppose that a TM has states $s_{1},$ $s_{2},$ $\ldots$ and
uses $0,1$ as its tape-symbols. Let $k$ be the minimum
integer such that the numbers of tapes and states are
less than $k$ . State $s_{i}$ is encoded into string $1^{i}00\cdots 0$
of length $k$ . Tape symbols $0$ and 1 are encoded
into 100 $\cdots 0$ and 110 $\cdots 0$ of length $k$ , respectively.
Strings 100 $\cdots 0$ and 110 $\cdots 0$ of length $k$ also repre-
sent that the head is moved to the left and right, re-
spectively. For example, if $k=4$ , we encode the next
move function $\delta(s_{3},0,1,0)=(s_{1},1,1, \mathrm{o}, L, R, L)$ into
the following string of length $3k^{2}+2k$ :
$\underline{\mathrm{l}\mathrm{e}\mathrm{n}\mathrm{g}\mathrm{t}\mathrm{h}k2+k}\underline{\mathrm{l}\mathrm{e}\mathrm{n}\mathrm{g}\mathrm{t}\mathrm{h}2k2+k}$
$111\mathrm{o}l_{S}0100011\vee\vee 010100l1110001000110011\vee\sim^{010}00100L\mathrm{o}011R0010\mathrm{o}\mathrm{o}L$
Note that each substring of length $k$ consists of l’s
followed by at least one $0$ . The encoding of the TM
is a concatenation of the encodings of the next move
functions followed by substring 1k which is further fol-
lowed by an arbitrary long string. String $1^{k}$ indicates
the terminal of sequence of the next move functions.
Also, all next move functions of $T_{b}$ must appear in
the prefix of length $\psi(n)$ . ( $\psi(n)$ is any slowly growing
function computable by an $O(\log n)$-time DTM. We
will fix $\psi(n)$ in Lemma 1.)
Circuit $\alpha_{n}^{\mathrm{t}\mathrm{m}}$ checks whether there exists an inte-
ger $k$ such that the input $b$ is an encoding of some
TM with at most $k$ tapes and $k$ states. $\alpha_{n}^{\mathrm{t}\mathrm{m}}$ has cir-
cuits $c_{n}^{\mathrm{t}\mathrm{m}}(1),$ $C^{\mathrm{t}}n\mathrm{m}(2),$ $\ldots$ , $c_{n}^{\mathrm{t}\mathrm{m}}(k),$ $\ldots$ , $c_{\mathrm{n}}^{\mathrm{t}}(\mathrm{m}\psi(n))_{)}$ where
each $c_{n}^{\mathrm{t}\mathrm{m}}(k)$ checks whether $b$ is an encoding of some
TM with at most $k$ tapes and $k$ states. $\alpha_{n}^{\mathrm{t}\mathrm{m}}$ out-
puts 1 iff there exists an integer $k$ such that circuit
$c_{n}^{\mathrm{t}\mathrm{m}}(k)$ outputs 1. The structure of $c_{n}^{\mathrm{t}\mathrm{m}}(k)$ is as fol-
lows. Each circuit $c_{n}^{\mathrm{t}\mathrm{m}}(k)$ decides whether the input $b$
contains at least one substring $1^{k}$ (which indicates the
terminal). Let $b_{1}$ be the maximum prefix of $b$ which
does not contain $1^{k}$ . The string $b$ is an encoding of
a DTM if the prefix $b_{1}$ satisfies the following condi-
tions: (i) $b_{1}$ consists of substrings of length $3k^{2}+2k$ ,
(ii) each substring consists of $3k+2$ blocks of length $k$ ,
and (iii) each block consists of l’s followed by $\mathrm{O}’ \mathrm{s}$ . The
values of $3k^{2}+2k,$ $3k+2$ , and $\psi(n)$ can be computed by
an $O(\log n)$-time DTM. Once those values are known
and held in storage tapes, the above structure can be
checked by a single scan just as finite automata. Thus,
$\alpha_{n}^{\mathrm{t}\mathrm{m}}$ can be a DLOGTIME-uniform circuit.
If no such $k$ exists, $\alpha_{n}^{\mathrm{t}\mathrm{m}}$ outputs $0$ , and thus the
output of $\alpha_{n}$ becomes $0$ , regardless of the outputs of
$\alpha_{n}^{\mathrm{c}\mathrm{o}\mathrm{d}\mathrm{e}}$ and $\alpha_{n}^{\mathrm{s}\mathrm{i}\mathrm{m}}$ . Therefore, in the following, we can
assume that the input $b$ meets the conditions.
Circuits $\alpha_{n}^{\mathrm{c}\mathrm{o}\mathrm{d}\mathrm{e}}$ : Recall that $L_{\mathrm{E}\mathrm{C}}$ is the extended con-
nection language accepted by $T_{b}$ , and $\beta_{n}$ is the cir-
cuit whose extended connection language is $L_{\mathrm{E}\mathrm{C}}$ . In
order to find the type of gate $g(p)$ of $\beta_{n}$ , we must
decide whether ( $n,$ $g,p,$ $y\rangle$ is in $L_{\mathrm{E}\mathrm{C}}$ for each $y\in$
$\{x, \wedge, \vee, \neg\}$ by simulating $T_{b}$ . Thus, $\alpha_{n}^{\mathrm{c}\mathrm{o}\mathrm{d}\mathrm{e}}$ has the
following subcircuits $C_{n}^{\mathrm{t}\mathrm{y}\mathrm{P}^{\mathrm{e}}}(k, g, p, y)$ for all $k$ and
all $y\in\{x, \wedge, \vee, \neg\}$ such that each $C_{n}^{\mathrm{t}\mathrm{y}\mathrm{P}^{\mathrm{e}}}(k, g,p, y)$
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checks whether $\langle n, g,p)y\rangle$ is in $L_{\mathrm{E}\mathrm{C}}$ .
For simplicity, we consider $k$-tape $k$-state TM $T_{b}$
which uses $0$ and 1 as its tape symbols. We represent
the configuration of $T_{b}$ at step $t$ by four words
$s(k, g,p, y;t;j_{1}, \ldots,jk)$ ,
$h(k, g,p, y;t, i,j;;j1, \ldots, j_{k})$ ,
$w\mathrm{o}(k, g,p, y;t, i,j;j1, \ldots, j_{k})$ ,
$w_{1}(k, g,p)y;t,$ $i,j;j_{1,\ldots,j_{k}})$ ,
where $s(k, g,p, y;t;j1, \ldots,jk)$ is a $(\log k)$-bit bi-
nary word, and the remaining three words are
single bits. (In the circuit, each bit is repre-
sented by, e.g., a single AND gate of fan-in 1.)
$s(k, g,p, y;t;j_{1}, \ldots , j_{k})$ represents the state of $T_{b}$ at
step $t$ if $j_{1},$ $\ldots$ , $j_{k}$ coincide with the head posi-
tions. For example, $s(k, g, p, y;0;j1, \ldots , j_{k})$ repre-
sents the initial state if $j_{1}=$ ... $=j_{k}=1$ (i.e.,
every head is placed at the first cell at step $0$ );
otherwise all bits of $s(k, g,p, y;0;j1, \ldots , j_{k})$ are $0$ .
If the $j\mathrm{t}\mathrm{h}$ cell of the $i\mathrm{t}\mathrm{h}$ tape of $T_{b}$ contains
symbol $0$ (1) and if $j_{1},$ $\ldots$ , $j_{k}$ coincide with the
head positions, then $w_{0}(k, g,p, y;t, i, j;j1, \ldots , j_{k})=$
$1$ $(w_{1}(k, g,p, y;t, i,j;j1, \ldots , j_{k}) = 1)$ ; otherwise
$w_{0}(k, g,p, y;t, i, j;j1, .\sim., j_{k})$ $=$
$0(w_{1}(k, g,p, y;t, i, j;j_{1}, \ldots, jk)=0)$ . If the head
of the $i\mathrm{t}\mathrm{h}$ tape of $T_{b}$ is placed at the $j_{i}\mathrm{t}\mathrm{h}$ cell
and if $j_{1},$ $\ldots$ , $j_{k}$ coincide with the head positions,
then $h(k, g,p, y;t, i,j_{i} ; j_{1}, \ldots, jk)$ $=$ 1; otherwise
$h(k, g,p, y;t, i, j_{i} ; j_{1}, \ldots, jk)=0$ .
Recall that the next move function is encoded by a
string of length $3k^{2}+2k$ and that this string is com-
posed of $3k+2$ blocks of length $k$ . We transform
each block of the encoding of the next move function,
say, $\delta_{f},$ $f=1,2,$ $\ldots$ , by the following words
$q_{1}(k, f),$ $a(k, f;i),$ $q_{2}(k, f),$ $b(k, f;i),$ $d(k, f;i)$ ,
where $q_{1}(k, f)$ and $q_{2}(k, f)$ are $(\log k)$-bit binary
words, and $a(k, f;i),$ $b(k, f;i)$ and $d(k, f)i)$ are single-
bits. Those words mean that if the state is $q_{1}(k, f)$ and
the ith head is reading symbol $a(k, f;i)$ for each $i$ ,
then the state is changed into $q_{2}(k, f)$ and the $i\mathrm{t}\mathrm{h}$
head writes $b(k, f;i)$ and moves to the left (right) if
$d(k, f;i)=0(d(k, f;i)=1)$ . This transformation is
done by a DLOGTIME-uniform circuit whose depth
is roughly $\log k$ (details are omitted).
Now we show how to simulate a single step of
TM $T_{b}$ . If $t=0,$ $s(k, g,p, y;0;1,1, \ldots , 1)$ repre-
sents the initial state, $w_{0}(k, g, p, y;\mathrm{o}, 1,j;1,1, \ldots, 1)$
and $w_{1}$ $(k, g,p, y;0,1,j;1,1, \ldots , 1)$ for $j$ $\geq$ 1 con-
tain the input string $(n,g)p,$ $y\rangle$ in binary, and
$h(k, g,p, y;0, i, 1;1,1, \ldots , 1)$ $=$ $1$ . The remaining
words
$s(k, g,p, y;0;j1, \ldots,j_{k})$ ,
$h(k, g,p, y;0, i, ji;j_{1}, \ldots, jk)$ ,
$w_{0}(k, g,p, y;^{0}, i,j;j1, \ldots,j_{k})$ ,
$w_{1}(k, g,p, y).0,$ $i,j;j_{1},$
$\ldots,$
$jk)$
are set to be $0$ . In the following, we show the connec-
tion between steps $t$ and $t+1$ .
First of all, the following circuit determines whether
$j_{1},j_{2},$
$\ldots,$
$j_{k}$ coincide with the head positions.
heads$(k, g,p, y;t;j1, \ldots,jk)$
$= \bigwedge_{3=1}^{k}(h(k, g,p, y;t, i, j_{i;j}1, \ldots, jk))$
This is an AND gate of fan-in $k$ and is replaced by a
$\mathrm{d}\mathrm{e}\mathrm{p}\mathrm{t}\mathrm{h}-(\log k)$ circuit of fan-in 2. The following circuit
outputs 1 iff two binary $k$-bit words $y,$ $z$ are the same.
$EQ(y, Z)=i= \bigwedge_{1}k(ytZ_{i^{\vee}}(\neg y_{i})(\neg Z_{i})))$
where $y_{i}$ and $z_{i}$ are the $i\mathrm{t}\mathrm{h}$ bit of $y$ and $z$ , respectively.
We compare the current state and $q_{1}(k, f)$ by
cmp-state$(k, g,p, y, f;t;j_{1}, \ldots , j_{k})$
$=EQ(s(k, g, p, y;t;j1, \ldots,j_{k}),$ $q1(k, f))$
$\wedge heads(k,g,p, y;t;j1)\ldots,j_{k})$ .
Since $s(k, g,p, y;t;j_{1}, \ldots, j_{k})$ and $q_{1}(k, f)$ are $(\log k)-$
bit binary words, this comparison needs depth
roughly $\log\log k$ . We then compare the symbol read
by the $\dot{i}\mathrm{t}\mathrm{h}$ head of $T_{b}$ and $a(k, f;i)$ by
$cmp- Sybl_{1}(k, g,p, y, f;t, i,j_{i;}j1, \ldots, jk)$
$=w_{1}(k,g,p, y;t, i,j_{i} ; j_{1}, \ldots, jk)\wedge a(k, f;i)$
$\wedge head_{S}(k, g,p, y;t;j1, \ldots, j_{k})$ ,
cmp-sybl0$(k, g,p, y, f;t, i,ji;j1, \ldots, j_{k})$
$=w_{0}(k,g,p, y;t, i,j_{i;}j1, \ldots, j_{k})\wedge\neg a(k, f;i)$
$\wedge heads(k, g,p, y;t;j1, \ldots , j_{k})$ .
We define cmp-sybl$(k, g,p, y, f;t, i,ji;j1, \ldots, jk)$ as
cmp-sybl( $k,$ $g,p,$ $y,$ $f;t,$ $i,$ j$.; $j1,$ $\ldots,j_{k}$ )
$=cmp- sybl\mathrm{o}(k, g,p, y, f;t, i,ji;j1, \ldots, j_{k})$
$\mathrm{v}_{Cmp-}Sybl1(k, g,p, y, f;t, i,ji;j1, \ldots,j_{k})$ .
Then cmp-sybl$(k, g,p, y, f;t, i,j_{i;}j1, \ldots, jk)=1$ iff
the $i\mathrm{t}\mathrm{h}$ head of $T_{b}$ is reading the symbol which co-
incides with $a(k, f;i)$ . Therefore, the current config-
uration agrees with the next move function $\delta_{j}$ iff the
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following agree$(k, g,p, y, f;t;j1, \ldots , j_{k})=1$ . 1, $i,$ $j_{i;}j_{1},j_{2},$ $\ldots$ , $j_{k;d_{1},d_{2_{)}}}\ldots,$ $d_{k}$ ) as
agree $(k, g,p, y, f;t;j1, \ldots, j_{\mathrm{k}})$
$=cmp-state(k, g,p, y, f;t;j_{1}, \ldots , j_{k})$
$\wedge(_{i=}\bigwedge_{1}^{k}cmp-_{S}ybl(k, g,p, y, f;t, i,j_{i;}j1, \ldots, jk))$
Let $d_{i}$ be a single bit, and $d_{i}’$ $=$ $-1$ if $d_{i}$ $=$
$0$ and $d_{i}’$ $=$ 1 if $d_{i}$ $=$ 1. In the following,
$(d_{1)}d_{2\cdot\cdot k},., d)$ means that the $i\mathrm{t}\mathrm{h}$ head is moved to
the left (resp. right) if $d_{3}=0$ (resp. $d_{i}=1$ ). We define
move$(k, f;d_{1}, d2, \ldots, dk)$ as
move$(k, f;d_{1}, d2, \ldots, dk)=\bigwedge_{\dot{8}=1}^{k}EQ(d_{i},$ $d(k, f;i))$ .
XVe define $s(k, g,p, y, f;t+1;j_{1}, \ldots , j_{k;k}d_{1}, \ldots, d)$ as
$q_{2}(k, f)\wedge agree(k, g, p, y, f;t;j_{1}-d_{1}’, \ldots , j_{k}-d_{k}^{J})$
$\wedge move(k, f;d_{1}, \ldots, dk)$ .
Now the next state are updated by
$s(k, g,p, y;t+1;j1, \ldots, j_{k})=$
$d_{1},\ldots,d_{k}\in\{\mathrm{v}(^{k}0,1\}f^{\vee^{2},.,\cdot)}.=1\mathrm{I}ks(k,$$g,$ $p,$ $y,$ $f;t+1;j1\cdot.jk_{)}d_{ },$ $\ldots,$ $dk$ ,
where $k\cdot 2^{k}$ is the number of the next move functions.
This is an OR gate of fan-in $2^{k}k2^{k}$ , and thus this can
be replaced by a fan-in 2 circuit of depth $2k+\log k$ .






$(b(k, f;i)\wedge agree(k, g,p, y, f;t;j1, \ldots , j_{k})$
$\wedge h(k, g,p, y;t, i, j_{*} ; j1, \ldots , j_{k})\wedge move(k, f;d_{1}, \ldots , d_{k}))$
$(w_{1}(k, g,p, y;t, i, j;j1, \ldots, jk)$
$\wedge\neg h(k, g, p, y;t, i, j:;j_{1}, \ldots , j_{k})\wedge move(k, f;d_{1}, \ldots , d_{k}))$ .
Tape symbols are updated by
$w_{1}(k, g, p, y;t+1, i, j;j1, \ldots, jk)=$
$d_{1},\ldots,d_{k}\in \mathrm{t}^{\mathfrak{g}1\}}\vee(_{J}k\cdot kk\vee^{2}w1(, g, p, y, f;t+1, i, j;j_{1}, \ldots,jk;d_{1}=1’\ldots, dk))$ .
$w_{0}(k, g,p, y)f;t+1,$ $i,j;j_{1},$
$\ldots,$
$j_{k}$ ; $d_{1},$ $\ldots,$ $d_{\mathrm{k}}$ ) and
$w_{0}(k, g,p, y;t+1, i, j;j_{1}, \ldots, jk)$ are defined similarly.
The head positions are updated if the head po-
sitions at step $t+1$ are adjacent to the po-
sitions at step $t$ . We define $h(k,$ $g,$ $p,$ $y,$ $f;t+$
$h(k, g,p, y;t, i, ji-d_{i}J; j_{1^{-}}d^{J}1’\cdots , j_{k}-d_{k}’)$
$\wedge agree(k, g,p, y, f;t;j_{1^{-d’}}1’\ldots , j_{k}-d_{k}’)$
$\wedge move(k, f;d1, \ldots, d_{k})$ .
$h(k,g,p, y, f;t+1, i,ji;j1,j2, \ldots, j_{k;d}1, d2, \ldots, d_{k})=$
$1$ iff the $i\mathrm{t}\mathrm{h}$ head is placed at $(j_{i}-d_{i}^{J})\mathrm{t}\mathrm{h}$ cell at step $t$
and is moved to $j_{i}$ th cell at step $t+1$ for each $i$ . Then,
the head positions are updated by
$h(k, g,p, y;t+1, i,j:;j1,j_{2}, \ldots,ik)=$
$d_{1},\ldots,d_{k\in}\mathrm{t}0,1\}\vee(^{k}f.h(k, g,p, y, f;t+1, i,j_{*}.; j1, \ldots,jk;d1)\ldots,$$dk))=2k1^{\cdot}$
As shown in Lemma 1, it is enough that $\alpha_{n}^{\mathrm{c}\mathrm{o}\mathrm{d}\mathrm{e}}$ simu-
lates $\psi(n)\log n$ steps $\mathrm{o}\mathrm{f}T_{b}$ . A single step of the simula-
tion needs depth $c_{1}k$ for some constant $c_{1}$ . Therefore,
$\alpha_{n}^{\mathrm{c}\mathrm{o}\mathrm{d}\mathrm{e}}$ has depth $c_{1}k\psi(n)\log n$ in total.
Each gate has its own name, and each name is rep-
resented by a binary string of length $c_{2}\log n$ for some
constant $c_{2}$ . The depth of the connection between
step $t$ and step $t+1$ is a polynomial in $k$ . Therefore,
the type and gate number of the gate reached by fol-
lowing some path $p,$ $|p|\leq\log Z(n)$ , from each gate
of $\alpha_{n}^{\mathrm{c}\mathrm{o}\mathrm{d}\mathrm{e}}$ can be computed by an $O(\log n)$-time DTM.
Hence, $\alpha_{n}$ is a DLOGTIME-uniform circuit. The fol-
lowing lemma concludes the proof.
Lemma 1. Any family of DLOGTIME-uniform
circuits of size $Z_{1}(n)$ and depth $T_{1}(n)$ cannot recog-
nize the language which is recognized by the above-
defined $\alpha_{n}$ of size $Z_{2}(n)$ and depth $T_{2}(n)$ .
Proof. Assume for contradiction that there exists
a family of DLOGTIME-uniform circuits, say, $\beta_{n}$ , of
size $Z_{1}(n)$ and depth $T_{1}(n)$ such that $\beta_{n}$ can accept the
language accepted by $\alpha_{n}$ . Since $\beta_{n}$ is DLOGTIME-
uniform, there exists an $O(\log n)$-time DTM $T_{b}$ which
recognizes the extended connection language $L_{\mathrm{E}\mathrm{C}}$
of $\beta_{n}$ . Consider a sufficiently long string $b$ such that
the encoding $\mathrm{o}\mathrm{f}T_{b}$ appears in the prefix of length $\psi(n)$ .
If we define $\alpha_{n}^{\mathrm{c}\mathrm{o}\mathrm{d}\mathrm{e}}$ by using an appropriate slowly
$\mathrm{t}\mathrm{i}\mathrm{m}\mathrm{g}\mathrm{r}\circ \mathrm{w}\mathrm{e}\mathrm{i}\mathrm{n}\mathrm{g}\mathrm{f}\mathrm{u}\mathrm{n}\mathrm{C}\mathrm{t}\mathrm{D}\mathrm{T}\mathrm{M}(\mathrm{e}.\mathrm{g}., \psi(\mathrm{i}\circ \mathrm{n}\psi(n)\mathrm{c}\mathrm{o}\mathrm{m}\mathrm{p}\mathrm{u}\mathrm{t}\mathrm{a}\mathrm{b}1\mathrm{e}\mathrm{b}\mathrm{y}\mathrm{a}\mathrm{n}’\tau 1(n)/\mathrm{o}\mathrm{g}n)=\min(\log*n,n))o_{1\mathrm{g}}\mathrm{l}\mathrm{o}n)-$
,
then the depth $c_{1}k\psi(n)1o\mathrm{g}n$ of $\alpha_{n}^{\mathrm{c}\circ \mathrm{d}\mathrm{e}}$ becomes at
most $dT_{1}(n)$ . (Note that $k$ is at most $\psi(n)$ and $T_{1}(n)$
is not bounded by $O(\log n).)$
If such a long string $b$ is given to $\alpha_{n}$ as its input,
then (i) the output of $\alpha_{n}^{\mathrm{t}\mathrm{m}}$ is 1, (ii) $\alpha_{n}^{\mathrm{C}\mathrm{o}\mathrm{d}\mathrm{e}}$ correctly
outputs the extended encoding $\hat{\beta}_{n}$ of $\beta_{n}$ , and therefore
(iii) $\alpha_{n}^{\mathrm{s}\mathrm{i}\mathrm{m}}$ outputs 1 if and only if $\beta_{n}$ outputs 1. Recall
that the output of $\alpha_{n}$ is 1 if and only if the outputs
of $\alpha_{n}^{\mathrm{t}\mathrm{m}}$ and $\alpha_{n}^{\mathrm{s}\mathrm{i}\mathrm{m}}$ are 1 and $0$ . Therefore,
$\alpha_{n}\mathrm{o}\mathrm{u}\mathrm{t}\mathrm{p}\mathrm{u}\mathrm{t}\mathrm{S}1\square$
if and only if $\beta_{n}$ outputs $0$ , a contradiction.
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